Analog and Digital Electronics Lab (CS306ES)

|  |  |  |
| --- | --- | --- |
| Faculty Name: Shyam K | Year / Sem: II/I (CSE) | Academic Year: 2021-22 |

w.e.f. - -2021

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Exp. No** | **Name of the Topic** | **Plan Date** | **Actual Date** | **Date of review** | **Signature of HOD** | **Remarks** |
| 1 | Introduction | 2021 |  |  |  |  |
| 2 | Full Wave Rectifier with & without filters | 2021 |  |  |  |  |
| 3 | Common Emitter Amplifier Characteristics | 2021 |  |  |  |  |
| 4 | Common Emitter Amplifier Characteristics | 2021 |  |  |  |  |
| 5 | Common Source amplifier Characteristics | 2021 |  |  |  |  |
| 6 | Measurement of h-parameters of transistor in CB, CE, CC configurations | 2021 |  |  |  |  |
| 7 | Input and Output characteristics of FET in CS configuration | 2021 |  |  |  |  |
| 8 | Realization of Boolean Expressions using Gates | 2021 |  |  |  |  |
| 9 | Design and realization logic gates using universal gates | 2021 |  |  |  |  |
| 10 | generation of clock using NAND / NOR gates | 2021 |  |  |  |  |
| 11 | Design a 4 – bit Adder / Subtractor | 2021 |  |  |  |  |
| 12 | Design and realization a Synchronous and Asynchronous counter using flip-flops | 2021 |  |  |  |  |
| 13 | Realization of logic gates using DTL, TTL, ECL, etc. | 2021 |  |  |  |  |

**Signature of faculty Signature of HOD**